Abstract: Most of the published papers on parallel cascade control strategies present improvement of dynamic performance of stable processes. In this paper, a new parallel cascade control scheme is proposed for controlling stable and unstable processes with time delay. The two main features of the proposed scheme are: the primary process output completely tracks the primary setpoint and the servo response decouples the regulatory response in the nominal system. The proposed structure has only two controllers. The inner loop controller is designed based on IMC approach. The outer loop controller is a PID controller in series with lead/lag filter which is designed based on the desired complementary sensitivity function. Significant improvement in the load disturbance rejection performances are obtained when compared to some recent methods in the literature. Simulation results show the superiority and usefulness of the proposed control method over the existing ones.
INTRODUCTION
In process industries, parallel cascade control (which was first proposed by Luyben (1973) ) is widely used to reduce the effects of possible disturbances and to improve the dynamic performance of the closed-loop system. A parallel cascade system is one in which both the manipulated variable and the disturbance affect the primary and the secondary output through the parallel actions while in a series cascade both actions on the primary output take place through secondary one. The conventional parallel cascade control structure proposed by Luyben (1973) is shown in Fig. 1 . The parallel cascade control structure consists of two loops: primary (outer) loop and secondary (inner) loop. In parallel cascade control, the secondary loop dynamics should be much faster than the primary loop because the disturbances entering in to the secondary loop should be rejected immediately so that it reduces steady state error in the primary loop. The design of parallel cascade control for regulatory response and a method for selection of secondary measurement under different disturbances were addressed by Yu (1988) and Shen and Yu (1990) , respectively. Semino and Brambilla (1996) used a conventional feedback controller in the secondary loop and an IMC controller in the primary loop. Lee et al. (2006) proposed an analytical method of PID controller design for parallel cascade control taking into account the interaction between primary and secondary control loops. The design of parallel cascade control systems has attracted relatively less attention despite the clear benefits of the parallel cascade control and its wide range applications in process industries. If a long time delay exists in the outer loop, the cascade control may not give satisfactory closed-loop responses to setpoint changes. To overcome (Kaya (2001) , Kaya and Atherton (2008) , Uma et al. (2009) , Padhan and Majhi (2012) ) use a dead time compensator scheme in the outer loop of the series cascade control system. Recently, Rao et al. (2009) proposed a parallel cascade control structure (consists of three controllers and a filter) in which they have used a dead time compensator in the outer loop. The structure proposed by Lee et al. (2006) consists of two controllers and two filters. Till date, most of the published papers on parallel cascade control strategies are for control of stable processes. In this paper, further results are presented for a new parallel cascade control structure and controller design for controlling unstable process with time delay. For easy in plant operation, a simple structure with less number of controllers is desirable. This paper shows how effective control can be achieved for both long time delay and unstable processes with only two controllers.
For clear interpretation, the proposed cascade control structure has been addressed in section 2. The controller design procedures are explained in section 3. The simulation results are provided in section 4 followed by the conclusions in the end.
A NEW PARALLEL CASCADE CONTROL STRUCTURE
The proposed parallel cascade control structure (shown in Fig. 2 ) has two controllers, namely, G c1 and G c2 . G c2 in the inner loop stabilizes the process by rejecting the disturbances entering the inner loop. Unlike the conventional parallel cascade control structure, the proposed structure uses the outer loop controller G c1 in the feedback path. Although, G c1 is primarily meant for load disturbance rejection, it also takes part in stabilizing the unstable process in the outer loop. G p1 =G p1 e −θ1s and G p2 =G p2 e −θ2s are the transfer functions of the primary and secondary processes respectively. G m1 =G m1 e −θm1s
and G m2 =G m2 e −θm2s are the transfer functions of the primary and secondary process models respectively. G d1 and G d2 are the transfer functions of the disturbances for primary and secondary loops respectively. The overall outer loop process transfer function is
( 1) and
is the transfer function of the overall outer loop process model. The closed-loop transfer function relating the primary process response (y 1 ) to the reference (r 1 ) can be written as
whereG m e −θms = G m is the transfer function model of the overall process dynamics. Similarly, the closed-loop transfer function relating the primary process output (y 1 ) to the disturbance input d is given by
Based on the assumption that the model used perfectly matches the process dynamics, (3) and (4) reduce to
and
respectively. It concludes from (5) that the primary process output follows the setpoint input and the closed-loop system is always stable under the nominal condition. Also, from (5) and (6), it is evident that the new structure decouples the servo response from the regulatory response for the nominal system. (Note: In order to avoid complexity the transfer functions 
Process models
In practice, in the case of parallel cascade control, the inner loop process has no or a negligible time delay while the outer loop process has a large time delay compared to the inner loop. Generally, in the industrial applications, the dynamics of secondary process is stable and that of the primary process is stable or unstable. Therefore, the inner loop process transfer function is assumed to be a first order plus time delay(FOPTD):
τ 2 s + 1
The outer loop process transfer functions are assumed in the following form
for a FOPTD process and
for an unstable first order plus time delay (UFOPTD) process.
CONTROLLER DESIGN PROCEDURES
The design methods for the controllers (G c1 and G c2 ) are explained in this section in details.
Design of the inner loop controller G c2
The secondary loop controller is designed based on internal model control (IMC) principles (Morari and Zafiriou (1989) ). The design procedure given in Padhan and Majhi (2011) is reproduced below for the controller G c2 . The inner loop is referred to as IMC since the plant model G m2 appears in the control structure. The inner loop process model G m2 is given by
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where G m2M contains the invertible portion of the model and G m2A contains all the non-invertible portion. The invertible portions are the part of the model with stable poles. The non-invertible portions are the portion of model with right half plane zeros and time delays.
The ideal IMC controller is the inverse of the invertible portion of the process model i.e.
In order to make the IMC controller proper, it is necessary to introduce a low-pass filter (f c2 = 1 (λ2s+1) n ) with a steady state gain of 1. Where λ 2 is the filter time constant and the index n should be selected to make the IMC controller realizable. Now, the secondary loop controller G c2 is given by
where λ 2 is the adjustable tuning parameter. The response speed is determined by the parameter λ 2 . In order to achieve good control performance, the inner loop should be faster than the outer loop. The smaller the value of λ 2 the better the performance of the parallel cascade control system. The value of λ 2 should be selected such that satisfactory closed-loop responses can be achieved. On the basis of extensive simulation studies based on the MATLAB toolbox, the suggested range for λ 2 are 0.1θ m − 0.8θ m for small time delay processes, 0.001θ m − 0.09θ m for large time delay and unstable processes.
Design of the outer loop controller G c1
Based on the nature of the primary process and load disturbance transfer functions, the desired closed-loop complementary sensitivity function is chosen and correspondingly the controller is designed. In fact, for all the cases PID controller in series with lead/lag compensator is obtained. The detailed design procedure is explained below. The loop transfer function for the outer loop is given by
The nominal complementary sensitivity function of the outer loop for disturbance rejection is
By following a simple calculation, we get
(i)For FOPTD primary process: If the primary process dynamics is G p1 = k 1 e −θ1s (τ 1 s + 1), in order to get the desired closed-loop performances, the closed-loop complementary sensitivity function is written as
From (8), (13), (16) and (17), we get
The second order Padé approximation for the time delay (i.e. e −θms = (6 − 2sθ m ) 6 + 4sθ m + s 2 θ 2 m ) reduces (18) as
After following a simple calculation, we get
where (20) can be approximated as a PID controller in series with lead/lag compensator in the form of
where
(ii) For UFOPTD primary process: In order to reject the step load disturbances injected into the primary loop process, an asymptotic constraint
should be satisfied so that the closed-loop internal stability can be achieved. The desired closed-loop complementary sensitivity function is proposed as
where β 1 is a positive number and λ 1 is a tuning parameter for obtaining the desirable closed-loop performances of the outer loop. Substitution of (24) in (23) results in
From (9), (13), (16) and (24), we get
Using Padé approximation for the time delay term of (26) gives 
where 
The filter parameters b 1 , b 2 and b 3 are obtained by the following method. The parameter b 1 is obtained by taking first derivative of the term 1 + x 1 s + x 2 s 2 + x 3 s 3 + x 4 s 4 + x 5 s 5 (−τ 1 s + 1) and substituting s = 0. Similarly, the second derivative of the said term and substition of s = 0 gives the expression for b 2 and so on (Padhan and Majhi (2012) ). The tuning of the control parameter λ 1 aims at the best trade-off between nominal performance of the closed loop and its robust stability. That is, decreasing λ 1 improves the disturbance rejection performance of the closed loop but degrades its robust stability in the presence of process uncertainty. In contrast, increasing λ 1 tends to strengthen the robust stability of the closed loop but degrades its disturbance rejection performance. On the basis of extensive simulation studies based on the MATLAB toolbox, it is observed that the initial value of λ 1 is equal to overall process time delay. The suggested range of the tuning parameter is λ 1 = 0.09θ m −θ m for FOPTD process, λ 1 = 0.5θ m − 1.2θ m for the UFOPTD process. Remark: From the following block diagram (see Fig. 3 ), the closed-loop transfer function V (s) can be obtained as
G c2 is a function of the tuning parameter λ 2 in turn V (s) is also a function of λ 2 . It is to be noted that V (s) primarily helps in improving the overall servo tracking performance of the closed-loop system. 
Performance
To evaluate the closed-loop performance, we consider two popular performance specifications based on integral error (e(t) = r(t) − y(t)) such as the integral absolute error To evaluate the manipulated input, we compute the total variation (TV) of the input u(t) i.e.TV=
which should be as small as possible. The TV is a good measure of smoothness of a signal (Skogestad (2003) ).
SIMULATION RESULTS
In this section, to illustrate the usefulness of the proposed cascade control structure and design procedure, three typical simulation examples are presented.
Example-1
Consider the process and disturbance transfer function models (Lee et al. (2006) ) given by G p1 = G d1 = e −4s (20s + 1) and G p2 = G d2 = 1/(10s + 1). Taking λ 2 = 0.5, the inner loop controller is obtained as G c2 = (10s + 1)/(0.5s + 1). Choosing the primary controller parameter as λ 1 = 0.5θ m and using the design formulae (2006) closed loop system is evaluated by introducing a unit step load disturbance at time t = 0. For comparison, the method proposed by Lee et al. (2006) is considered. The closed-loop primary responses for these controllers setting are shown in Fig. 4 . In the present work, a +40% perturbation in the primary process time delay and −40% in the primary and secondary process time constants have been considered and the corresponding responses are shown in Fig. 5 . The control efforts(u) are also shown in Fig. 4 and Fig. 5 . As the proposed method gives low TV (see Table 1 ), the control action variation is comparatively smooth . For quantitative comparison, IAE and ISE (for regulatory responses) performance indices are considered here. It is observed from the Table 1 that the proposed method gives low IAE and ISE values. It is evident from the simulation results that the proposed method yields robust and superior control performances.
Example-2
Consider the following liquefied petroleum gas (GPL) splitter model studied by Rao et al. (2009) 
105.8s + 1 , G d1 = 0.05843e
−300s
115.5s + 1 Fig. 6 . To investigate the robustness of the proposed controller, a perturbation of +30% in the primary process and load disturbance time delays is considered and the closed-loop performances are given in Fig. 7 . From the simulation results, it is seen that Lee et al. (2006) method produces spikes in a regular interval (see Fig. 6 and Fig. 7 ). It can be observed (see Table 1 ) that the proposed method gives smaller performance indices compared to that of Rao et al. (2009) and Lee et al. (2006) . Also, it gives better performances for disturbance rejection. 
Example-3
Consider a chemical CSTR (Lee et al. (2002) ) of which the primary and secondary process and load disturbance transfer functions G p1 = G d1 = e −4s (20s − 1) and G p2 = G d2 = 2e −2s (20s + 1), respectively. By choosing λ 1 = θ m and using the design formulae (30), the parameters of G c1 are obtained as K c = 7.1580, T i = 22.2317, T d = 0.02, a 2 = 2.6667, a 1 = 2.6667, b 3 = 48.6843, b 2 = 40.8994 and b 1 = 21.9240. The inner loop controller is obtained as G c2 = (20s + 1)/(0.04s + 2). With these controller settings a unit step load disturbance is introduced at time t = 0. The corresponding closed-loop responses are shown in Fig. 8 . To illustrate the robustness to parameter variations, perturbations of +10% in the primary process time delay and −10% in the primary process time constant and again ±10% in the primary process time delay and in the primary process time constant have been considered and the corresponding closed-loop responses and control efforts are shown in Fig. 8 . The servo responses for perfect and perturbed systems are shown in Fig. 9 . It is evident from the simulation results that the proposed cascade scheme gives robust closed-loop performances in terms of the servo tracking and the load disturbance rejection.
CONCLUSIONS
The problem of controlling stable and unstable time delayed processes has been tackled by proposing a new parallel cascade control structure. One of the important features of the proposed structure is that it decouples the servo response from the regulatory response in the nominal case. The comparative analysis shows that with less number of controllers, the proposed scheme gives improved closedloop performances. It is shown that both nominal and robust control performances are obtained with the designed controllers. REFERENCES Kaya, I. (2001) . Improving performance using cascade control and a smith predictor. ISA Transactions, 40, 223-234. 
